

Design of a Third-Order Feedforward 3-bit Sigma-Delta Modulator in 45-nm CMOS for Low-Power Wearable Biomedical Applications

^{1st} Raihan Fauzy Ferdiansyah

*Department of Electrical and
Information Engineering
Universitas Gadjah Mada
Yogyakarta, Indonesia*

raihanfauzyferdiansyah@mail.ugm.ac.id

^{2nd} Prpto Nugroho

*Department of Electrical and
Information Engineering
Universitas Gadjah Mada
Yogyakarta, Indonesia*
tatok@ugm.ac.id

^{3rd} Agus Bejo

*Department of Electrical and
Information Engineering
Universitas Gadjah Mada
Yogyakarta, Indonesia*
agusbj@ugm.ac.id

Abstract—Wearable biomedical monitoring requires high-resolution data conversion under stringent power constraints. This work redesigns a third-order feedforward 3-bit sigma-delta ($\Sigma\Delta$) modulator from a 180-nm, 1.8-V reference implementation using the Cadence Generic 45-nm CMOS PDK at 1.0 V. Reduced headroom is addressed using a fully differential folded-cascode operational transconductance amplifier (OTA), Dessouky–Kaiser bootstrapped switches, and resistive continuous-time common-mode feedback (CT-CMFB). The quantization-noise-only behavioral model reaches 83.5 dB peak signal-to-noise-and-distortion ratio (SNDR) at an effective oversampling ratio of 64. A revised noise-included behavioral evaluation uses a coherent 3.271-kHz input for which the second- through seventh-order harmonics remain within the 25-kHz signal band; across 20 independent noise realizations it gives a mean SNDR of 78.38 ± 0.23 dB and 12.73-bit effective number of bits (ENOB). Closed-loop schematic-level transistor simulation gives approximately 40 μW of V_{DD} -powered core power. Including 6.25 μW dissipated by the two externally driven resistor-string ladders gives a modeled subtotal of 46.25 μW before on-chip bias/reference-generator overhead. Combining this subtotal with the behavioral ENOB gives a projected Walden figure of merit of 136.37 fJ/conversion-step. The behavioral ENOB remains above 12 bits, consistent with the adopted electrocardiogram (ECG)-oriented design benchmark, although the more stringent 80-dB design target is not fully achieved.

Index Terms—sigma-delta modulator, 45-nm CMOS, folded-cascode OTA, bootstrapped switch, low-power, biomedical, wearable, noise shaping

I. INTRODUCTION

Cardiovascular and neurological disorders create growing demand for continuous physiological monitoring [1]. Wearable devices record electrocardiogram (ECG) and electroencephalogram (EEG) signals under tight battery constraints [2]. For ECG specifically, wearable and high-resolution acquisition literature uses 12-bit nominal analog-to-digital converter (ADC) resolution as a practical benchmark: a recent wearable-ECG review discusses a minimum 12-bit resolution for amplitude detail [3], while a published wearable ECG processor integrates a 12-bit ADC [4]. Accordingly, 12-bit nominal resolution is adopted here as an ECG-oriented application benchmark

rather than as a universal effective-number-of-bits (ENOB) requirement for all biomedical signals.

A. Problem Statement

The problem addressed here is the realization of a $\Sigma\Delta$ modulator operating from 1.0 V in a generic 45-nm complementary metal–oxide–semiconductor (CMOS) PDK over a 25-kHz bandwidth, with a modeled modulator-power budget below 50 μW . Beyond the adopted 12-bit ECG-oriented benchmark, a more stringent SNDR target of ≥ 80 dB (approximately 13-bit ideal-equivalent resolution) is imposed to provide about one bit, or 6 dB, of design margin for implementation losses. Resolution and power are conflicting objectives because amplifier gain, bandwidth, and sampling capacitance all cost current or area.

B. Existing Approaches and Their Limitation at 45 nm

For low-bandwidth biomedical applications, $\Sigma\Delta$ ADCs achieve high resolution through oversampling and noise shaping, which moves quantization noise outside the signal band for subsequent removal by digital decimation filtering, and which relaxes analog component accuracy requirements [5], [6]. Reported low-power $\Sigma\Delta$ modulators for biomedical use are therefore predominantly implemented in mature 130–180-nm nodes at supplies of 0.6–1.8 V [7], [8]. The design of Akçakaya and Dündar [8] is representative: a third-order feedforward modulator with a 3-bit quantizer in UMC 180-nm CMOS at 1.8 V, reporting a post-layout SNDR of 81.3 dB at 28.2 μW and a figure of merit (FoM) of 59 fJ/conversion-step at an oversampling ratio (OSR) of 64. That design relies on a telescopic-cascode operational transconductance amplifier (OTA), plain NMOS sampling switches, and switched-capacitor common-mode feedback (SC-CMFB).

C. Motivation for a Scaled Node

Two considerations motivate a more scaled process. First, co-integration with digital decimation and signal-processing blocks motivates implementation on a compatible scaled CMOS node, avoiding the need for separate process technologies.

Second, reducing the supply from 1.8 V to 1.0 V can reduce power, although the current required to maintain bandwidth and settling may offset part of this advantage. This work therefore investigates the architecture using the Cadence Generic 45-nm CMOS PDK (GPDK045) at a 1.0-V supply.

Migration is not, however, a matter of re-simulating the same circuits in a new kit. Three difficulties arise, all of them consequences of the reduced supply and the shorter channel rather than of the modulator topology. First, at $V_{DD} = 1.0$ V an NMOS switch handling a mid-supply signal has $V_{GS} = 0.5$ V, below the extracted threshold $V_{th,N} = 0.588$ V, and neither the sampling nor the SC-CMFB switches conduct. Second, a five-transistor telescopic stack does not fit within 1.0 V while preserving the output swing the loop requires. Third, short-channel effects such as drain-induced barrier lowering (DIBL) reduce intrinsic output resistance and hence achievable DC gain [9], [10].

D. Proposed Approach and Contribution

This paper presents a redesign of the third-order feedforward 3-bit $\Sigma\Delta$ modulator of [8] using GPDK045 at 1.0 V. Three circuit-level substitutions address the three limitations above: a folded-cascode OTA with a PMOS input pair replaces the telescopic OTA to recover output swing and input common-mode range; Dessouky–Kaiser bootstrapped switches [11] replace the plain switches so that the gate-source voltage of the sampling device is held near V_{DD} independently of the signal; and a resistive continuous-time common-mode feedback (CT-CMFB) circuit replaces the SC-CMFB, removing the switch-threshold constraint at the cost of a small static current. The feedforward loop filter and the 3-bit quantizer of [8] are retained.

The expected benefit is tolerance of reduced amplifier gain: because the feedforward path keeps the integrator outputs dominated by shaped quantization noise rather than by the input signal, sensitivity to finite OTA gain is examined with a simplified leakage model in Section IV-A. The design is compared with [8] and other reported low-power modulators in Section IV-E. No fabrication, parasitic extraction, or Monte Carlo analysis is claimed; the verification reported here is behavioral and schematic-level transistor simulation.

Section II describes the architecture and system-level analysis, Section III the circuit-level design, Section IV the simulation results, and Section V concludes.

II. MODULATOR ARCHITECTURE AND SYSTEM-LEVEL ANALYSIS

A. System Architecture

Fig. 1 shows the top-level architecture: three cascaded switched-capacitor (SC) integrators, feedforward summation paths, a 3-bit flash quantizer, and a resistive feedback DAC. The input is forwarded directly to the summing node preceding the quantizer, which reduces the signal swing at the integrator outputs and relaxes the linearity and output-swing requirements of the operational transconductance amplifiers (OTAs) [12].




Fig. 1. Simplified architecture of the proposed third-order feedforward 3-bit $\Sigma\Delta$ modulator. Differential signal pairs are shown single-ended for clarity; the DAC feeds back to all three integrator stages.

For an L -th order modulator with an N -bit quantizer, the ideal signal-to-quantization-noise ratio (SQNR) is [5], [8]

$$\text{SQNR}_{\text{dB}} = 10 \log_{10} \left[\frac{3}{2} \frac{2L+1}{\pi^{2L}} \text{OSR}^{2L+1} 2^{2(N-1)} \right]. \quad (1)$$

For $L = 3$, $N = 3$, and $\text{OSR} = 64$, (1) gives an upper bound of 118.9 dB, reduced in practice by finite OTA gain, thermal noise, jitter, switch nonlinearity, and quantizer error. The nominal OSR is 32 at a 1.6-MHz sampling frequency and 25-kHz bandwidth; following [8], double sampling doubles the effective rate to 3.2 MHz, giving $\text{OSR}_{\text{eff}} = 64$ without raising the clock frequency.

In an input-feedforward modulator the signal transfer function is ideally unity, giving

$$Y(z) = X(z) + (1 - z^{-1})^3 E(z), \quad (2)$$

where $X(z)$ is the input, $E(z)$ the quantization noise, and $(1 - z^{-1})^3$ the idealized third-order noise transfer function (NTF). The integrator outputs are therefore dominated by shaped quantization noise rather than by the full-scale input, which, with the 3-bit quantizer, reduces the required OTA output swing.

B. NTF Synthesis and Behavioral SNDR

The NTF was synthesized with the `synthesizeNTF` routine of the Schreier Delta-Sigma Toolbox [5] for $L = 3$, $\text{OSR}_{\text{eff}} = 64$, optimized zeros, and an out-of-band gain $\|H_{\infty}\| = 1.5$ (3.52 dB). All poles lie inside the unit circle and the in-band attenuation reaches approximately -70 dB; $\|H_{\infty}\|$ trades noise shaping against overload margin [5].

Fig. 2 shows the simulated SNDR versus input amplitude for a coherent sinusoid swept from -40 to 0 dBFS. The quantization-noise-only model reaches a peak SNDR of 83.5 dB at -2 dBFS (13.6 bits). Sweeping the order from one to four and the OSR from 16 to 128 at fixed quantizer resolution and out-of-band gain showed that lower values miss the 80 dB target while higher ones give only marginal gains at the cost of clock frequency, loop-filter complexity, and power; third order with $\text{OSR}_{\text{eff}} = 64$ is therefore the selected operating point.

A refined model adding sampled kT/C noise and input-referred OTA noise was then used. Its effective noise factor was calibrated against the 81.3-dB reference result [8] using ten independent noise realizations, then applied here with $C_s =$




Fig. 2. Behavioral SNDR versus input amplitude ($\text{OSR}_{\text{eff}} = 64$, 3-bit quantizer). The peak SNDR of 83.5 dB occurs at -2 dBFS.




Fig. 3. Folded-cascode OTA core redrawn from the implemented schematic. MP1/MP1p form the PMOS differential input pair, MN3/MN3p the folded cascodes, and MP5/MP5p–MP6/MP6p the active load. The output nodes are V_{op} and V_{on} ; V_{cmfb} is provided by the separate CT-CMFB cell.

125 fF and a 0.30-V differential full scale. The final evaluation uses a separate 20-realization set; results appear in Section IV-B.

III. CIRCUIT-LEVEL DESIGN

A. Folded-Cascode OTA

The OTA sets the settling accuracy and linearity of the SC integrators. All three integrators use an identical fully differential folded-cascode OTA with a PMOS input pair and a resistive CT-CMFB circuit (Fig. 3). The folded-cascode replaces the telescopic OTA of the 180-nm design because at 1.0 V it gives greater output swing with fewer stacked devices and a wider input common-mode range [10]. A PMOS input pair was adopted for its lower flicker-noise coefficient, which matters in the 25-kHz band, and for more favorable biasing in the limited headroom.

The gain-bandwidth (GBW) requirement follows from the settling accuracy of the first integrator, which has the smallest feedback factor, $\beta_1 = 0.25$. For settling to an N -bit equivalent

accuracy within half a clock period [10],

$$\text{GBW}_{\min} = \frac{\text{ENOB} \cdot \ln 2}{2\pi \beta_1 (T_s/2)}, \quad (3)$$

Evaluated at the full system resolution, $\text{ENOB} = 13.0$ bit with $T_s/2 = 312.5$ ns, (3) gives a worst-case requirement of 18.34 MHz. An SC integrator need not settle to the full converter resolution, however: it need only transfer charge accurately enough that incomplete settling does not dominate the system noise floor [10]. For this design, a 9-bit integrator-level settling criterion is adopted. On that criterion the first integrator requires $\text{GBW} \approx 12.70$ MHz, against 13.47 MHz *calculated* from the extracted g_{m1} at its actual load $C_L = 455$ fF, a 5.7% settling margin. This is the binding constraint; the second and third stages ($\beta = 0.5$, $C_L = 205$ fF) have much larger margins. The input pair was sized to $g_{m1} = 38.51 \mu\text{S}$, giving

$$\text{GBW} = \frac{g_{m1}}{2\pi C_L} = 12.26 \text{ MHz} \quad (4)$$

in hand calculation at the nominal $C_L = 500$ fF, while direct AC simulation gives 13.0 MHz at that load (Table I). This nominal half-cycle criterion is an integrator-level design check rather than proof of settling over the actual non-overlap clock window; the 5.7% margin remains a design risk assessed only functionally by transient simulation. Device dimensions were derived from DC operating-point parameters of the Cadence Generic 45-nm PDK (GPDK045), with channel lengths of 180–720 nm used across the OTA. Table I summarizes the simulated performance. The DC gain of 47.6 dB is below the long-channel hand-analysis prediction because of the short-channel reduction of r_o . The resistive CT-CMFB replaces the switched-capacitor CMFB of [8], avoiding the switch-threshold problem at 1.0 V at a static cost of about $0.5 \mu\text{W}$ per OTA.

Biasing: Four DC bias voltages and one feedback-generated voltage are required. V_{bp0} sets the tail current of MP0 to $I_{tail} = 2I_{D1} = 1.80 \mu\text{A}$. V_{bn0} biases MN2/MN2p, which carry $I_{D1} + I_{load} = 1.152 \mu\text{A}$, making the folded branch current $I_{load} = 0.252 \mu\text{A}$. The ratio $I_{load}/I_{D1} = 0.28$ was chosen below the conventional 0.5 to raise the load output resistance and hence the DC gain; its lower bound follows from requiring $V_{ov,MP6} \geq 40$ mV at the fast-fast corner, which yields 61.3 mV. V_{bn1} and V_{bp1} bias the cascodes at overdrives of 81.7 mV and 67.1 mV; under $\pm 20\%$ mobility variation the MN3 overdrive stays within 74.6–91.4 mV. Overdrives are held near 100 mV so the four stacked devices in each branch share 1.0 V while leaving the output free to swing. MP5/MP5p are driven by V_{cmfb} rather than a fixed bias; operating-point simulation gives $V_{cmfb} = 519$ mV with the output common-mode at 0.500 V.

In the simulations reported here, V_{bp0} , V_{bp1} , V_{bn1} , and V_{bn0} are applied as ideal DC voltage sources in the testbench. An on-chip bias generator, together with the voltage reference, V_{cm} buffer, and clock source, was not designed in this work and is identified as required future work; such a network will add area, static current, and process sensitivity not represented in the results below.

TABLE I
SIMULATED FOLDED-CASCODE OTA PERFORMANCE

Parameter	Value	Condition
DC gain A_{DM}	47.6 dB	Spectre, schematic
Gain-bandwidth, GBW	13.0 MHz	$C_L = 500$ fF
Phase margin	89.4°	$C_L = 500$ fF
Transconductance g_{m1}	38.51 μ S	extracted (GPDK045)
Supply voltage	1.0 V	nominal
OTA core power	≈ 2.3 μ W	nominal

B. SC Integrator and Sampling Capacitor

All three integrators use a parasitic-insensitive double-sampling SC topology following [8], with two sampling-capacitor sets operating alternately on the two clock phases. The first integrator uses $C_s/C_i = 1/3$ ($\beta_1 = 0.25$), the second and third $C_s/C_i = 1$ ($\beta = 0.5$). The sampled thermal-noise contribution is approximated by

$$\sigma_{\text{noise}}^2 = \frac{kT}{C_s}, \quad (5)$$

where k is Boltzmann's constant and T the absolute temperature. A direct single-sample interpretation would imply an impractically large capacitance, but sampled input-referred noise is averaged by oversampling rather than shaped by the NTF. For $\text{OSR}_{\text{eff}} = 64$, the corresponding averaging term is approximately $10 \log_{10}(64) = 18$ dB [5]. Accordingly, $C_s = 125$ fF was adopted as a design choice consistent with [8] and evaluated in the calibrated noise model of Section IV-B rather than claimed as a first-principles minimum.

C. Bootstrapped Switch

At $V_{DD} = 1.0$ V an NMOS switch carrying a mid-supply signal has $V_{GS} = 0.5$ V, below $V_{th,N} = 0.588$ V, and cannot turn on; a transmission gate also fails because $|V_{th,P}| = 0.574$ V leaves negative PMOS overdrive at mid-range [11]. The Dessouky–Kaiser bootstrapped switch [11] of Fig. 4 pre-charges a bootstrap capacitor $C_{\text{offset}} = 50$ fF to V_{DD} and connects it between gate and source during the on-phase, such that

$$V_{GS,\text{MNSW}} \approx V_{C_{\text{offset}}} \approx V_{DD} \quad (6)$$

independently of the input signal. For a minimum-width main switch ($W_{\text{MNSW}} = 120$ nm) the on-resistance is $R_{\text{on}} = 2.57$ k Ω , well below the settling-time limit, and the nearly constant overdrive strongly reduces the signal-dependent modulation of R_{on} , improving linearity.

D. Resistive DAC, Comparator, and Clock Generator

The 3-bit feedback DAC produces eight reference levels from a resistor string with $R_u = 10$ k Ω , implemented as two identical strings for the complementary differential outputs. Fig. 5 shows one string as implemented: eight unit resistors R01–R78 form a chain of nine nodes between the external ports V_{bot} and V_{top} , and eight low- V_{th} NMOS pass switches ($W/L = 2.0$ $\mu\text{m}/180$ nm, $R_{\text{on}} = 517$ Ω) connect the lower eight nodes to the common output, the top node V_{top} being unselected. The selected levels are therefore separated by one




Fig. 4. Implemented Dessouky–Kaiser bootstrapped switch [11], shown from the final schematic. The bootstrap capacitor C_{offset} maintains $V_{GS,\text{MNSW}} \approx V_{DD}$ across the input range.




Fig. 5. Implemented 3-bit resistor-string feedback DAC (one of two identical differential strings). Eight 10-k Ω unit resistors form nodes n_0 – n_8 ; switches M0–M7 select n_0 – n_7 to V_{out} , while $n_8 = V_{\text{top}}$ remains unselected.

unit resistor each, spanning seven unit drops. Operating-point simulation gives 0.250, 0.3125, 0.375, 0.4375, 0.500, 0.5625, 0.625, and 0.6875 V, a uniform 62.5-mV step over a 437.5-mV single-ended range, consistent with this topology. With complementary tap selection the differential feedback range is ± 437.5 mV and the differential LSB is 125 mV.

These levels differ from the design target of 0.325–0.675 V in 50-mV steps used to set the flash thresholds. The intended design assumed a seven-segment chain with both endpoints selectable; the implemented string has an eighth resistor above the highest selected node, making the step one eighth of the V_{bot} – V_{top} span rather than one seventh. The operating-point levels and eight-segment topology correspond to $V_{\text{bot}} = 0.250$ V and $V_{\text{top}} = 0.750$ V in the reported testbench. The ladder itself remains uniform and monotonic; to first order, the resulting +25% scaling error acts primarily as a feedback-gain and full-scale mismatch, but its complete closed-loop dynamic impact was not characterized. The feedback common-mode level is also 468.75 mV instead of 500 mV; this offset must be accommodated by the CMFB loop and consumes available common-mode headroom. Each 80-k Ω string therefore draws 6.25 μ A and dissipates 3.125 μ W from the external reference rails; the two differential strings dissipate 6.25 μ W in total, excluding the overhead of generating and buffering V_{top} and

V_{bot} . Matching the flash thresholds to the implemented levels is left as a correction for the next iteration. DAC errors enter the loop directly and are not shaped by the NTF [5].

The 3-bit flash quantizer uses seven dynamic latch comparators [13]; Pelgrom-based sizing [14] targets input-referred offset below $\text{LSB}/2$, but a full mismatch Monte Carlo is outside the present verification. A NAND-based four-phase non-overlapping clock generator produces θ_1 , θ_{1d} , θ_2 , and θ_{2d} for bottom-plate sampling.

IV. RESULTS AND DISCUSSION

A. OTA Performance and Gain Sensitivity

Transistor-level DC and AC simulation gives $A_{DM} = 47.6$ dB, $\text{GBW} = 13.0$ MHz, and a phase margin of 89.4° (Table I). A separate simplified behavioral sensitivity sweep models finite OTA gain only as integrator leakage. Within that leakage-only model, degradation becomes pronounced as the gain approaches the mid-30-dB range, consistent with the guideline $A_{DM} \gtrsim \text{OSR}$, or $20 \log_{10}(64) \approx 36$ dB [5]. Because this sweep uses a different simplified model from both the quantization-noise-only optimization and the calibrated noise-included evaluation, its absolute SNDR values are not compared directly with those results. It supports only the qualitative conclusion that finite gain at the achieved 47.6 dB is not by itself the dominant modeled limitation; the sweep is not a transistor-level dynamic-performance proof.

B. Output Spectrum and Resolution

Fig. 6 shows the noise-included behavioral output magnitude spectrum. The exact third-order NTF uses optimized zeros with $\|H_\infty\| = 1.5$. Its effective noise factor is calibrated against the 81.3-dB reference [8] over ten noise realizations; the present design is then evaluated with 20 separate realizations.

The effective sampling rate is $f_{s,\text{eff}} = 3.2$ MHz, $N_{\text{FFT}} = 65\,536$, and a periodic Hann window is used, giving 48.83-Hz bin spacing and a 25-kHz band edge at bin 512. A -2 dBFS coherent input is placed at bin 67, $f_{in} = 3.271484375$ kHz; HD2–HD7 therefore lie from 6.543 to 22.900 kHz and remain in band. DC is excluded, the five-bin Hann main lobe around the fundamental is treated as signal, and every other in-band bin, including harmonics, is counted as noise plus distortion. Across the 20 evaluation realizations, the mean SNDR is 78.38 ± 0.23 dB (range 78.05–78.81 dB). From

$$\text{ENOB} = \frac{\text{SNDR} - 1.76}{6.02}, \quad (7)$$

the mean ENOB is 12.73 bit. The behavioral ENOB remains above 12 bits, consistent with the adopted ECG-oriented design benchmark, but misses the more stringent 80-dB design target by 1.62 dB. The model includes quantization noise, calibrated sampled/OTA-noise contribution, and simplified finite-gain leakage; it does not establish transistor-level FFT SNDR or include OTA large-signal distortion, switch nonlinearity, DAC mismatch, parasitic extraction, or Monte Carlo variability.




Fig. 6. Noise-included behavioral output spectrum for the coherent 3.271-kHz input. HD2–HD7 remain inside the 25-kHz band. The plotted representative realization (seed 26) gives 78.34-dB SNDR and 12.72-bit ENOB; the 20-realization mean is 78.38 ± 0.23 dB.




Fig. 7. Closed-loop transistor-level transient simulation (vertical axes in volts). Top: first-integrator output V_{1p} under a sinusoidal input, 7–27 μs detail, bounded about the common-mode level. Bottom: quantizer output bit B_0 over the full 330- μs interval, showing the pulse-density variation that follows the input envelope.

C. Closed-Loop Verification

The modulator was verified by closed-loop transient simulation, built up incrementally from a first-order to the full third-order configuration. Under zero differential input the average quantizer output remains near mid-code, confirming correct loop biasing. Throughout the simulation interval, all integrator outputs remain bounded and the loop is stable without divergence or overload. Fig. 7 shows the first-integrator output tracking the input envelope and the quantizer bit exhibiting the expected pulse-density behavior.

TABLE II
PERFORMANCE COMPARISON WITH PUBLISHED $\Sigma\Delta$ MODULATORS

Ref.	Tech. (nm)	V_{DD} (V)	Power (μ W)	SNDR (dB)	FoM (fJ)
[15]	90	0.2	0.44	44.2	57
[7]	130	0.6	28.6	79.1	97
[16]	180	1.8	280	98.9 ^b	88
[17]	180	1.8	90	93.5 ^c	48 ^c
[8]	180	1.8	28.2 ^e	81.3 ^e	59
This work	45	1.0	46.25^a	78.38^d	136.37^f

^aModeled subtotal: $\approx 40 \mu\text{W}$ V_{DD} core + $6.25 \mu\text{W}$ passive DAC ladders; excludes bias/reference-generator overhead and layout parasitics.

BW = 25 kHz, $\text{OSR}_{\text{eff}} = 64$. ^bRaw SNR over a 24-kHz bandwidth.

^cDynamic range over a 24-kHz bandwidth; FoM computed from this DR.

^dNoise-included behavioral estimate. ^ePost-layout simulation. ^fProjected from the modeled power subtotal and behavioral ENOB.

D. Power Consumption and Figure of Merit

Closed-loop Spectre transient simulation gives approximately $40 \mu\text{W}$ of V_{DD} -powered modulator-core power. The passive DAC ladders are supplied instead from the external reference rails and therefore are not included in that V_{DD} current; as derived in Section III-D, the two strings dissipate an additional $6.25 \mu\text{W}$. The modeled subtotal is therefore approximately $46.25 \mu\text{W}$ before on-chip bias/reference generation, pads/ESD, decimation, and layout parasitics. This subtotal is below the original $50\text{-}\mu\text{W}$ target, but it does not establish full-chip power compliance because the omitted bias/reference-generator overhead was not designed or measured. Table II reports this modeled subtotal.

The energy efficiency is evaluated using the Walden FoM [18],

$$\text{FoM} = \frac{P}{2^{\text{ENOB}} \cdot 2 \text{BW}}, \quad (8)$$

Using $P \approx 46.25 \mu\text{W}$, BW = 25 kHz, and the 12.73-bit behavioral ENOB gives 136.37 fJ/conversion-step. This is a *projected* FoM because it combines a schematic-level modeled power subtotal with behavioral ENOB; the revised estimate does not meet the original $< 100\text{-fJ}$ design target.

E. Comparison with Prior Work

Table II compares this design with the 180-nm reference [8] and other reported low-power $\Sigma\Delta$ modulators. The GBW of 13.0 MHz is approximately $3.6\times$ that of [8] (3.64 MHz). This work's $46.25\text{-}\mu\text{W}$ value is a schematic-level modeled subtotal (including passive ladder dissipation but excluding bias/reference-generator overhead), and its 78.38-dB SNDR is behavioral; several references report post-layout or differently defined dynamic metrics, so the table is contextual rather than an apples-to-apples ranking.

V. CONCLUSION

This work redesigns a third-order feedforward 3-bit $\Sigma\Delta$ modulator using the Cadence Generic 45-nm CMOS PDK at 1.0 V, with a folded-cascode OTA, Dessouky–Kaiser bootstrapped switches, and resistive CT-CMFB. The quantization-noise-only model reaches 83.5-dB peak SNDR, while the revised noise-included behavioral evaluation with a 3.271-kHz coherent tone

gives 78.38 ± 0.23 dB and 12.73-bit ENOB. The behavioral ENOB remains above 12 bits, consistent with the adopted ECG-oriented design benchmark, but the more stringent 80-dB design target is missed by 1.62 dB. Closed-loop schematic-level transistor simulation gives approximately $40 \mu\text{W}$ of V_{DD} -powered core power; including $6.25 \mu\text{W}$ of passive DAC-ladder dissipation yields a modeled subtotal of $46.25 \mu\text{W}$ before on-chip bias/reference-generator overhead. Combining this subtotal with behavioral ENOB gives a projected Walden FoM of 136.37 fJ/conversion-step, above the original 100-fJ target. The finite-gain sensitivity study indicates qualitatively that the achieved 47.6-dB OTA gain is not by itself the dominant modeled limitation. Full transistor-level spectral verification, bias/reference integration, flash-threshold rematching, clock-settling optimization, parasitic extraction, process/mismatch variability analysis, and complete physical verification remain future work.

REFERENCES

- [1] J. G. Webster, *Medical Instrumentation: Application and Design*, 4th ed. Hoboken, NJ, USA: Wiley, 2010.
- [2] Y. Zhou *et al.*, "A review on direct digital conversion techniques for biomedical signal acquisition," *Electronics*, vol. 12, no. 12, p. 2676, 2023.
- [3] A. A. Abdou and S. Krishnan, "Horizons in single-lead ECG analysis from devices to data," *Front. Signal Process.*, vol. 2, Art. no. 866047, Apr. 2022, doi: 10.3389/frsip.2022.866047.
- [4] S. Izumi *et al.*, "A wearable healthcare system with a 13.7- μA noise tolerant ECG processor," *IEEE Trans. Biomed. Circuits Syst.*, vol. 9, no. 5, pp. 733–742, Oct. 2015, doi: 10.1109/TBCAS.2014.2362307.
- [5] R. Schreier and G. C. Temes, *Understanding Delta-Sigma Data Converters*. Piscataway, NJ, USA: IEEE Press/Wiley-Interscience, 2005.
- [6] F. Maloberti, *Data Converters*. Dordrecht, The Netherlands: Springer, 2007.
- [7] J. Zhang, Y. Lian, L. Yao, and B. Shi, "A 0.6-V 82-dB 28.6- μW continuous-time audio delta-sigma modulator," *IEEE J. Solid-State Circuits*, vol. 46, no. 10, pp. 2326–2335, Oct. 2011.
- [8] F. M. Akçakaya and G. Dündar, "Low power 3rd order feedforward sigma delta ADC design," *Turkish J. Elect. Eng. Comput. Sci.*, vol. 25, no. 1, pp. 155–162, 2017.
- [9] R. J. Baker, *CMOS: Circuit Design, Layout, and Simulation*, 4th ed. Piscataway, NJ, USA: IEEE Press/Wiley, 2019.
- [10] B. Razavi, *Design of Analog CMOS Integrated Circuits*, 2nd ed. New York, NY, USA: McGraw-Hill Education, 2017.
- [11] M. Dessouky and A. Kaiser, "Very low-voltage digital-audio $\Delta\Sigma$ modulator with 88-dB dynamic range using local switch bootstrapping," *IEEE J. Solid-State Circuits*, vol. 36, no. 3, pp. 349–355, Mar. 2001.
- [12] S. Kwon and F. Maloberti, "Op-amp swing reduction in sigma-delta modulators," in *Proc. IEEE Int. Symp. Circuits Syst. (ISCAS)*, vol. 1, 2004, pp. 525–528.
- [13] L. Yao, M. Steyaert, and W. M. C. Sansen, *Low-Power Low-Voltage Sigma-Delta Modulators in Nanometer CMOS*. Dordrecht, The Netherlands: Springer, 2006.
- [14] M. J. M. Pelgrom, A. C. J. Duinmaier, and A. P. G. Welbers, "Matching properties of MOS transistors," *IEEE J. Solid-State Circuits*, vol. 24, no. 5, pp. 1433–1439, Oct. 1989.
- [15] U. Wismar, D. Wisland, and P. Andreani, "A 0.2 V, 0.44 μW , 20 kHz analog to digital $\Sigma\Delta$ modulator with 57 fJ/conversion FoM," in *Proc. 32nd Eur. Solid-State Circuits Conf. (ESSCIRC)*, 2006, pp. 187–190.
- [16] A. Sukumaran and S. Pavan, "Low power design techniques for single-bit audio continuous-time delta sigma ADCs using FIR feedback," *IEEE J. Solid-State Circuits*, vol. 49, no. 11, pp. 2515–2525, Nov. 2014.
- [17] S. Pavan, N. Krishnapura, R. Pandarinathan, and P. Sankar, "A power optimized continuous-time $\Delta\Sigma$ ADC for audio applications," *IEEE J. Solid-State Circuits*, vol. 43, no. 2, pp. 351–360, Feb. 2008.
- [18] R. H. Walden, "Analog-to-digital converter survey and analysis," *IEEE J. Sel. Areas Commun.*, vol. 17, no. 4, pp. 539–550, Apr. 1999.